



Gopalan College of Engineering and Management

(ISO 9001:2015)

*Approved by All India Council for Technical Education (AICTE), New Delhi
Affiliated to Visvesvaraya Technological University (VTU), Belagavi, Karnataka
Recognised by Govt. of Karnataka*

Address: 181/1, 182/1, Sonnenahalli, Hoodi, K.R.Puram, Whitefield, Bangalore, Karnataka - 560 048

Phone No: (080) - 42229748 **Email:** gcem@gopalancolleges.com **Website:** www.gopalancolleges.com/gcem

NOTES

SUBJECT: DIGITAL SIGNAL PROCESSING

SUBJECT CODE: 21EC42

Prepared by:
Dr.Basavaraju C
Principal
GCEM, Bangalore



PRINCIPAL
GOPALAN COLLEGE OF ENGINEERING & MANAGEMENT
181/1, 182/2, HOODI VILLAGE, SONNENAHALLI
K. R. PURAM, WHITEFIELD, BANGALORE - 560 048

* Unlike microprocessors & microcontrollers, Digital processors ~~have~~ use different dedicated hardware architecture; because they have special features deal-squares operations such as FFT, filtering, convolution & correlations, real time sample based & block based processing.

* The design of general microprocessor & microcontroller is based on Von Neuman architecture; which was developed from a research paper written by Von Neumann & others in 1946.

Controller of Exam
CAMBRIDGE INSTITUTE OF TECHNOLOGY
K.R. PURAM, BANGALORE-36.

General microprocessor based on Von Neuman architecture



- * Von Neuman processor contains a single, shared memory ② for programmes & Data.
- * a single bus for a memory access, an arithmetic unit & program control unit.
- * The processor proceeds in a serial way internally, fetching & execution cycles. This means that central processing unit (CPU) fetches an instruction from memory & decodes it into figure out what operations to do, then executes ~~an~~ ^{the} instructions.
- * The instructions has 2 parts, the opcode & the operand.
- * The opcode specifies what the operation is i.e. it tells CPU what to do. The operand informs ^{the} CPU what data to operate on. These instructions will modify the ~~data~~ ^{memory} or I/O of.
- * After an instruction is completed, the cycle will resume for the next instruction. One instruction can be retrieved at a time. Since the processor proceeds here in a serial fashion, it causes most units to a wait state.
- * The Von Neuman architecture operates the cycles fetching & execution by fetching an instruction from memory, decoding it through program controlling unit & finally executing an instruction. ②


(3)

- * When execution requires a data movement, i.e. data to be read or written to memory, the next instruction will be fetched after the current instruction is completed.
- * The Von Neuman based processor has this bottle neck mainly due to use of single, shared memory for both program instructions & data memory.
- * Increasing the speed of the bus, memory & computational unit can improve speed but not that much significantly.
- * To accelerate the speed of digital signal processing, Digital signal processors are designed based on Harvard architecture: which originated from Mark-1 relay based computers built by IBM in 1944 at Harvard University.
- * D.S. process has 2 separate memory spaces: one memory is used for program code & the other is used for data.
- * Therefore to accommodate 2 memory spaces, 2 address buses & 2 data buses are used.. ~~for this~~
- * ~~very~~ In this way, the program memory & data memory

(3)

Imp
Discuss the
Harvard
architecture
10m

Digital signal processor architecture based on Harvard (4)




- have their own connections to the program memory bus & data memory bus respectively.
- ∴ The Harvard processor can fetch the program instruction & data in parallel at the same time.
- There is an additional unit called Multiplier & accumulator (MAC) which is a dedicated hardware used for ~~data~~ digital filtering operations.

- * the last unlabelled shift unit used for the scaling operation for a fixed pt implementation when the processor performs digital filtering.

comparing & executing 2 architectures.


- * execution cycle is shown as fig.

Harvard Von Neuman.



Harvard

Control of Exam
CAMBRIDGE INSTITUTE OF TECHNOLOGY
K.R. PURAM, BANGALORE-36.



- * Execute & fetch cycles are overlapped here. $\rightarrow$ is called Pipelining op
- * Speed of the processor is improved very much here.
- * One register holds the co-efficients while the other register holds the data to be processed.

DSP Processor Hardware Units (LOM) Dismiss in bag i.e. DSP processor hardware units

(6)

* Multiplicand Accumulator unit (MAC) unit.


* Shifters

* Address generator

Multiplicand Accumulator unit.

DSP processor has special hardware unit called (MAC)

Multiplicand Accumulator unit which enhances the speed of digital filtering.



MAC unit.

* Multiplicand has a pair of 16 registers, each holding 16 bit up to the multiplier,

(6)

- * the result of the multiplication is accumulated in 32-bit accumulator unit.
- * the result register gives the double precision data from the accumulator.

Shifts.

- * In digital bitting, to prevent overflow a scaling operation is required.
- * A simple scaling-down operation shifts data to the right, whereas scaling-up operation shifts data to the left.
- * Shifting data to the right is same as dividing the data by 2 or truncating the fractional part.
- * Shifting data to the left is eqt to multiplying data by 2

Ex consider 3bit word, '011' = 3

Shifting data to the right is nothing but $(001)_2 = 1$

ie $3/2 = 1.5$ & truncating 1.5 gives 1

* Shifting to left is nothing but $(110)_2 = 6$

ie ~~$3 \times 2 = 6$~~ ie multiply data by 2
ie $3 \times 2 = \underline{6}$

* The DS ~~operation~~ processor often shifts data by several bits for each word. (8)

* To speed up such operation, special hardware unit ^{called} shifter is designed ~~to~~ ^{to} ~~accommodate~~ do shifting opⁿ.

Address Generator

[Explain briefly the working of Address generator unit]

* The DS processor ~~is~~ generates the addresses for each datum on the data buffer to be processed.

* A special hardware unit called Address generator are used for circular buffering.

* In circular buffering, a pointer is used & always points to the newest data sample.

* After the next sample is obtained from Analog to Digital Conversion (ADC), the data will be placed at location $x(n-1)$. the oldest sample is pushed out.

* Thus the location for $x(n-1)$ becomes the location for the current sample ~~$x(n)$~~ .

* The original location for $x(n)$ becomes a location for the ^{past} sample of $x(n-1)$. The process continues like this mechanism. (8)






Illustration of circular buffering.

Circular buffer & left FIFO.

Data flows a, b, c, d, e, f, ...





pushed int is b data

Circular buffer & eqvt FIFO. diagram

Digital signal processors & Manufacturers

DSP processors are classified as

General purpose DSP processors

Special-DSP processors.

General purpose DSP processor

It is designed & optimized to use for ~~the~~ ^{following} applications.

- 1) Digital filtering
- 2) Correlation
- 3) Convolution & ④ FFT etc.

Special ~~feature~~ DSP-processor

It has features that are optimized for unique applications such as

- 1) Audio processing
- 2) Compression.
- 3) ~~eco~~ Echo cancellations.
- 4) Adaptive filtering.

Major manufacturers for DSP are.

- 1) Texas Instruments (TI)
- 2) Analog Devices & Motorola - Etc.

Fixed point formats & floating point formats.

* To select process real-world data in real time, we need to select correct DS processor & DSP algorithm for particular applications.

* DS processors & was fixed pt or floating pt techniques depending on how the processors CPU performs arithmetic.

Fixed pt - DS processor	Floating pt = DS processor
Represents data in 2^s complement integer format.	Whereas floating point

1) & manipulates data using integer arithmetic.

2) Since it operates using integer format, it represents only a very narrow dynamic range of integer no.

3) Coding takes more time because of overflow data problems.

4) Requires less hardware

5) Less expensive.

6) It is faster in terms of instruction cycles.

processor represents

number using a mantissa (fractional part) & an exponent in addition to the integer format.

It operates data using floating point arithmetic

2) Represents wider range of data, since we operate using floating-point formats.

3) Coding is much easier


4) Requires more hardware

5) More expensive

6) It is slower in terms of instruction cycles.

* Q-format number representation is the most common (13)
representation used in fixed-point DSP implementations.

Ex Q-15 (fixed-pt) format.



* Q-15 format means the data are in a sign magnitude form in which there are 15 bits for magnitude & 1 bit for sign.

Example - 1 Find the signed Q-15 representation for decimal no 0.560123.

Conversion of Decimal no to Q-15 representation		
Number	product.	carry.
0.560123 x 2	1.120246	1 (MSB)
0.120246 x 2	0.240492	0
0.240492 x 2	0.480984	0
0.480984 x 2	0.961968	0
0.961968 x 2	1.923936	1
1.923936 x 2	1.847872	1
0.847872 x 2	1.695744	1
0.695744 x 2	1.391488	1

0.391488×2	0.782976	0
0.782976×2	1.565952	1
0.565952×2	1.131904	1
0.131904×2	0.263808	0
0.263808×2	0.527616	0
0.527616×2	1.055232	1
0.055232×2	0.110464	0 (LSB)

* For a positive fractional no, we multiply no by 2, to the product

is larger than 1, carry bit '1' is taken as MSB bit.

* If the product is less than 1, carry bit is written as '0'.

* This process is done till all 15 magnitude bits gets over

Q-15 format representation - no

0.16001110110010

(8m)

2) Ex-2

Find the signed Q-15 representation for the decimal no.

-0.160123

soln

Convert the 9-15 format to corresponding decimal no. (15)
with same magnitude given by.

Number	convert 9-15 format to decimal no. product	carry
160123X2	0.320246	0. (MSB)
0.320246X2	0.640492	0.
0.640492X2	1.280984	1.
0.280984X2	0.561968	0
0.561968X2	1.123936	1.
0.123936X2	0.247872	0..
0.247872X2	0.495744	0.
0.495744X2	0.991488	0.
0.991488X2	1.982976	1
0.982976X2	1.97952	1
0.97952X2	1.95904	1.
0.95904X2	1.91808	1
0.91808X2	1.83616	1
0.83616X2	1.67232	1
0.67232X2	1.34464	1
0.34464X2	0.68928	0

Q-15 Representation for ^{the no.} 0.160123 is

(16)

$$= 0.001010001111110$$

Q-15 Representation for -ve no after applying 2^s complement is given by

$$-0.160123 \rightarrow 1.1101011100000000$$

1^s complement of

0.001010001111110 $\rightarrow$ ~~1.1101011100000000~~

$\rightarrow$ 1.1101011100000001

Add 1 $\rightarrow$

1.1101011100000010

③. Convert Q-15 signed no 1.110101110000010 to the decimal no.

Sol.

Since the no. is -ve, Apply 2^s complement. we get -

$$\begin{array}{r} 1.110101110000010 \\ 0.001010001111101 \\ \hline 0.0010100011111010 \end{array} \quad \left. \begin{array}{l} \\ \\ \end{array} \right\} 2^{\text{nd}} \text{ complement}$$

* Ans decimal no is $-(\frac{3}{2} + \frac{5}{2} + 2 + 2 + 2 + 2 + 2 + 2 + 2)$ (16)

$$= \underline{\underline{-0.160095}} \quad [\text{Decimal no}]$$

4

convert Q-15 signed no

0.100011110110010 to the Decimal no

Soln

Since the given no's are signed, directly we can get decimal no.

ie

$$= \left(\frac{-1}{2} + \frac{-5}{2} + \frac{-6}{2} + \frac{-7}{2} + \frac{-8}{2} + \frac{-10}{2} + \frac{-11}{2} + \frac{-14}{2} \right)$$

$$= \underline{\underline{0.560120}}$$

5. Add following 2 Q-15 format & convert it into decimal no.

$$\begin{array}{r} 1.11010111000000 \\ 0.1000111100110010 \end{array}$$

Soln

$$\begin{array}{r} \text{Binary addition} \\ \begin{array}{r} 1 11010111000000 \\ 0.1000111100110010 \\ \hline 10.011001100110100 \end{array} \end{array}$$

∴ the result is 0.011001100110100

∴ Decimal no

$$= + \left(\frac{-2}{2} + \frac{-3}{2} + \frac{-6}{2} + \frac{7}{2} + \frac{-10}{2} + \frac{-1}{2} + \frac{-13}{2} \right)$$

$$= 0.400024$$

Floating point format

Ques 6M
*

Write a short answer floating pt format, or.

Discuss floating point format representation.

* Floating point format is used to increase the dynamic range of number representation.

* General format for floating point representation is given by.

$$x = M \cdot 2^E \quad \longrightarrow \textcircled{1}$$

Where $M \rightarrow$ is nothing but Mantissa or a fractional part


in Q format. &

$E \rightarrow$ Exponent.

* The mantissa & exponent are nothing but signed numbers.

* If we assign 12 bits to mantissa & 4 bits to exponent

then floating pt format looks like this.



- * Since 12 bit Mantissa is limited between $-1\epsilon + 1$.
- the no of bits assigned to the exponents controls the dynamic range.
- * bigger the no of bits assigned designated to the exponent the larger the dynamic range.
- * the no of bits for the mantissa defines the interval in the normalized range.
- * the interval size shown above is 2^{-11} comes in the normalized range, which is smaller than 9-15 format.

Most -ve sp must the nos are defined as.

$$\text{Most -ve no.} = (1.\underbrace{000000000000}_{12\text{bits}})_2 \cdot 2^{\overbrace{0111}_4} = (-1) \times 2^7 = -128.0$$

$$\text{Most +ve no} = (0.\underbrace{000000000000}_{12\text{bits}})_2 \cdot 2^{\overbrace{0111}_4} = (1 - 2^{-11}) \times 2^7 = 127.9375$$

IEEE Floating-pt- formats

Ques 6M


- * Discus - IEEE floaty pt format (single precision format or Double precision format).
- * IEEE floating pt format are commonly used in

* They are of 2 types of format.

- 1) single precision IEEE floating pt format
- 2) Double precision IEEE floating pt format.

Single precision IEEE floating pt format.

* The format of single precision is given by.



Φ

* The formula used to convert IEEE single precision format to decimal is given by

$$X = (-1)^S (1.F) \times 2^{E-127}$$

* The format requires 23 bits as fractional bits indicated by F.

* 8 bits as exponential bits - E

* 1 bit as sign bits.. with a total of 32 bits.

for each word.

* F is the mantissa in 2's complement positive

binary fractions represented from bit-0 to bit-22. (21)

* The mantissa is within the normalized range between $+1 \times 10^+2$.

* Sign bit S indicates the sign of a no.

* If $S=1$ the no is -ve
 $S=0$ the no is +ve.

* the exponent 'E' is in excess 127 form.


* the value 127 is the offset from the 8 bit exponent range from 0 to 255. so that $E-127$ will have

range from -127 to 128.

Double-precision format

* the format is shown below.

Controller of Exam
 CAMBRIDGE INSTITUTE OF TECHNOLOGY
 K.R. PURAM, BANGALORE-36.



* the formula used to convert Double precision format to decimal no is

$$X = (-1)^S \times (1.F) \times 2^{E-1023}$$

(21)

- * Double precision format requires 64 bit-word for representation. (22)
- * It varies from 0 to 63. ~~Left~~ Right to left.
- * The first bit is called sign bit indicated by 'S'.
- * next 11 bits are called exponential bit indicated by 'E'.
- * Final 52 bits are called fractional bits indicated by 'F'.

* The IEEE format in double precision significantly increases the dynamic range of number representation.

Since there are 11 exponential bits.

- * It reduces the interval size in the mantissa normalized range of $+1$ to $+2$, since there are 52 mantissa bits compare to 23 bits in case of single precision format.

Architecture of Dep. fixed pt processor } study from.
Floating pt processor " Li Tan".

Available ~~study~~ in library.

All the best students.